The Lab Book Pages

An online collection of electronics information

http://www.labbookpages.co.uk

Dr. Andrew Greensted
Last modified: 18th November 2009

Hide Menu


Valid XHTML Valid CSS
Valid RSS VIM Powered
RSS Feed Icon

This site uses Google Analytics to track visits. Privacy Statement

Page Icon

VCC VW-300

The VCC VW-300 is a FPGA development board. It has an on board XCV300 Xilinx FPGA. This page contains some details for using the board.


FPGA Pins

The following tables contain the FPGA pin numbers for connections to the board's various peripherals.

LED Pins Description
L3 LED0
L2 LED1
M2 LED2
M1 LED3
N3 LED4
N4 LED5
N2 LED6
AC13 LED7 (Board Edge)
 
Clock Pins Description
AE13 GCLK0 (33MHz)
AF14 GCLK1 (50MHz)
B14 GCLK2
D14 GCLK3
 
RS232 Pins Description
AE21 RXD
AC19 TXD
 
DIL Switch Pins Description
AC5 SW1 (Board Edge)
AD4 SW2
AE3 SW3
AD5 SW4
AC6 SW5
AF3 SW6
AF4 SW7
AC7 SW8
Push Buttons Pins Description
AA4 PB1 (Board Edge)
AB3 PB1
AD1 PB2
AB4 PB3
 
Display Pins Description
W3 D0_LOAD_DISP (D0)
AA1 D1_DISP (D1)
AC1 D2_DISP (D2)
AA3 D3_DISP (D3)
AB2 D4_DISP (D4)
AA2 D5_SDATA_DISP (D5)
W4 D6_NC_DISP (D6)
Y2 D7_SCLK_DISP (D7)
V1 A0_DISP (A0)
T3 A1_DISP (A1)
T2 A2_RESET_DISP (A2)
R1 A3_CLKIO_DISP (A3)
P1 A4_DISP (A4)
P3 CLK_SEL_DISP (CLS)
R2 CLK_DISP (CLK)
U2 WRN_DISP (WR)
T4 CEN_DISP (CE)
Y1 RDN_DISP (RD)
V2 RSTN_DISP (RST)
U3 FL_DISP (FL)

Data Sheets

Below are a set of links to documents related to the board. Included are data sheets for the various components found on the board, board schematics and some articles.

Data Sheets

IPD 2131 Display (358K PDF)

MAX 1617 Temperature Sensor (226K PDF)

DS 1073 Oscillator Divider (261K PDF)

MCM69P819 256K x 18 SRAM (274K PDF)

AT49F020 2M Flash (133K PDF)

Schematics

Board Schematics (288K zip)

Articles

An article, discussing the VCC board. Circuit Cellar Online (July 2000) (2.1M PDF)


Test Designs

Below are a set of links to test designs, these could be used as references, or just to check that the hardware is working.

LED Test Design (VHDL)


JTAG Configuration Chain

The FPGA on the VCC board can be configured via a JTAG chain. The image below shows the devices on the chain, the Virtex FPGA and a Xilinx CPLD.

JTAG Chain

JTAG Chain

It is possible, and probably easier, to use impact from the command line. By using batch files, you can store a set of impact commands. These batch files are then run by using impact's -batch flag, as shown below. The batch file in this case being called boardID.batch.

> impact -batch boardID.batch

The batch file shown below will display the contents of the board's JTAG chain and is useful for checking that the cable is all connected up OK.

File: boardID.batch
# Impact batch File
# Board ID commands for VCC VW-300 board

setMode -bs                          # Set to Boundary Scan Mode
setCable -port lpt2                  # Use Parallel port

identify                             # Identify devices
info                                 # Display information on devices

quit                                 # Quit Impact

This second batch file can be used to configure the FPGA. It reads a bit file called bitFile.bit. You will also need the BSD file xc9536.bsd for the CPLD. This can be found within the files installed with ISE.

File: program.batch
# Impact batch File
# Program commands for VCC VW-300 board
# Program Virtex and bypass CPLD

setMode -bs                          # Set to Boundary Scan Mode
setCable -port lpt2                  # Use Parallel port

addDevice -p 1 -file "bitFile.bit"   # Bit File for Vitrex
addDevice -p 2 -part "xc9536.bsd"    # BSD file for CPLD

program -p 1                         # Program device 1 - FPGA

quit                                 # Quit Impact

Book Logo